
TABLE OF CONTENTS

Preface	xxi
Chapter One: Digital Signals and Systems	1
1.1 Should Software Engineers Worry About Hardware?.....	1
1.2 Non-Digital Signals.....	3
1.3 Digital Signals.....	4
1.4 Conversion Systems.....	6
1.5 Representation of Digital Signals	8
1.6 Types of Digital Signals.....	10
1.6.1 Edges	10
1.6.2 Pulses	10
1.6.3 Non-Periodic Pulse Trains	11
1.6.4 Periodic Pulse Trains.....	11
1.6.5 Pulse-Width Modulation	14
1.7 Unit Prefixes	16
1.8 What's Next?	16
Problems.....	17
Chapter Two: Numbering Systems	19
2.1 Unsigned Binary Counting.....	19
2.2 Binary Terminology	22
2.3 Unsigned Binary to Decimal Conversion	22
2.4 Decimal to Unsigned Binary Conversion	25
2.5 Binary Representation of Analog Values.....	27
2.6 Sampling Theory.....	33
2.7 Hexadecimal Representation.....	36
2.8 Binary Coded Decimal.....	38
2.9 What's Next?	39
Problems.....	39
Chapter Three: Binary Math and Signed Representations	41
3.1 Binary Addition.....	41
3.2 Binary Subtraction	43
3.3 Binary Complements.....	44
3.3.1 One's Complement	44
3.3.2 Two's Complement.....	45
3.3.3 Most Significant Bit as a Sign Indicator	48
3.3.4 Signed Magnitude	49
3.3.5 MSB and Number of Bits.....	49

3.3.6 Issues Surrounding the Conversion of Binary Numbers	50
3.3.7 Minimums and Maximums	53
3.4 Floating Point Binary	55
3.5 Hexadecimal Addition	59
3.6 BCD Addition	62
3.7 Multiplication and Division by Powers of Two	63
3.8 Easy Decimal to Binary Conversion Trick	65
3.9 Arithmetic Overflow	65
3.10 What's Next?	67
Problems	67
Chapter Four: Logic Functions and Gates	69
4.1 Logic Gate Basics	69
4.1.1 NOT Gate	70
4.1.2 AND Gate	71
4.1.3 OR Gate	71
4.1.4 Exclusive-OR (XOR) Gate	72
4.2 Truth Tables	73
4.3 Timing Diagrams for Gates	77
4.4 Combinational Logic	78
4.5 Truth Tables for Combinational Logic	82
4.6 What's Next?	86
Problems	86
Chapter Five: Boolean Algebra	89
5.1 Need for Boolean Expressions	89
5.2 Symbols of Boolean Algebra	90
5.3 Boolean Expressions of Combinational Logic	92
5.4 Laws of Boolean Algebra	95
5.5 Rules of Boolean Algebra	96
5.5.1 NOT Rule	96
5.5.2 OR Rules	97
5.5.3 AND Rules	98
5.5.4 Derivation of Other Rules	99
5.6 Simplification	100
5.7 DeMorgan's Theorem	103
5.8 What's Next?	106
Problems	107
Chapter Six: Standard Boolean Expression Formats	109
6.1 Sum-of-Products	109

6.2 Converting an SOP Expression to a Truth Table	110
6.3 Converting a Truth Table to an SOP Expression	112
6.4 Product-of-Sums	114
6.5 Converting POS to Truth Table	115
6.6 Converting a Truth Table to a POS Expression	118
6.7 NAND-NAND Logic	119
6.8 What's Next?	122
Problems.....	123
Chapter Seven: Karnaugh Maps	125
7.1 The Karnaugh Map	125
7.2 Using Karnaugh Maps	129
7.3 "Don't Care" Conditions in a Karnaugh Map.....	137
7.4 What's Next?	138
Problems.....	139
Chapter Eight: Combinational Logic Applications	141
8.1 Adders	141
8.2 Seven-Segment Displays.....	147
8.3 Active-Low Signals.....	153
8.4 Decoders.....	154
8.5 Multiplexers	157
8.6 Demultiplexers	159
8.7 Integrated Circuits.....	161
8.8 What's Next?	166
Problems.....	166
Chapter Nine: Binary Operation Applications	167
9.1 Bitwise Operations	167
9.1.1 Clearing/Masking Bits	169
9.1.2 Setting Bits	173
9.1.3 Toggling Bits.....	174
9.2 Comparing Bits with XOR.....	175
9.3 Parity	177
9.4 Checksum.....	178
9.5 Cyclic Redundancy Check.....	182
9.5.1 CRC Process.....	188
9.5.2 CRC Implementation	190
9.6 Hamming Code	193
9.7 What's Next?	203
Problems.....	203

Chapter Ten: Memory Cells	207
10.1 New Truth Table Symbols	207
10.1.1 Edges/Transitions	207
10.1.2 Previously Stored Values	208
10.1.3 Undefined Values	208
10.2 The S-R Latch	209
10.3 The D Latch	214
10.4 Divide-By-Two Circuit	217
10.5 Counter	218
10.6 Parallel Data Output	220
10.7 What's Next?	221
Problems	221
Chapter Eleven: State Machines	223
11.1 Introduction to State Machines	223
11.1.1 States	223
11.1.2 State Diagrams	224
11.1.3 Errors in State Diagrams	228
11.1.4 Basic Circuit Organization	228
11.2 State Machine Design Process	231
11.3 Another State Machine Design: Pattern Detection	240
11.4 What's Next?	243
Problems	244
Chapter Twelve: Memory Organization	247
12.1 Early Memory	247
12.2 Organization of Memory Device	248
12.3 Interfacing Memory to a Processor	250
12.3.1 Buses	251
12.3.2 Memory Maps	254
12.3.3 Address Decoding	257
12.3.4 Chip Select Hardware	262
12.4 Memory Mapped Input/Output	266
12.5 Memory Terminology	267
12.5.1 Random Access Memory	267
12.5.2 Read Only Memory	268
12.5.3 Static RAM versus Dynamic RAM	268
12.5.4 Asynchronous versus Synchronous	270
12.6 What's Next?	271
Problems	271

Chapter Thirteen: Memory Hierarchy	273
13.1 Characteristics of the Memory Hierarchy	273
13.2 Physical Characteristics of a Hard Drive	273
13.2.1 Hard Drive Read/Write Head	274
13.2.2 Data Encoding	276
13.2.3 S.M.A.R.T.	279
13.3 Organization of Data on a Hard Drive	280
13.4 Cache RAM.....	286
13.4.1 Cache Organization.....	288
13.4.2 Dividing Memory into Blocks	288
13.4.3 Cache Operation.....	291
13.4.4 Cache Characteristics	291
13.4.5 Cache Mapping Functions.....	292
13.4.6 Cache Write Policy	301
13.5 Registers.....	302
13.6 What's Next?	302
Problems.....	303
Chapter Fourteen: Serial Protocol Basics.....	305
14.1 OSI Seven-Layer Network Model	305
14.2 Serial versus Parallel Data Transmission.....	306
14.3 Anatomy of a Frame or Packet	308
14.4 Sample Protocol: IEEE 802.3 Ethernet.....	310
14.5 Sample Protocol: Internet Protocol	312
14.6 Sample Protocol: Transmission Control Protocol.....	315
14.7 Dissecting a Frame.....	319
14.8 Additional Resources	322
14.9 What's Next?	324
Problems.....	324
Chapter Fifteen: Introduction to Processor Architecture.....	327
15.1 Organization versus Architecture.....	327
15.2 Components	327
15.2.1 Bus.....	327
15.2.2 Registers	328
15.2.3 Flags	329
15.2.4 Buffers.....	330
15.2.5 The Stack.....	331
15.2.6 I/O Ports	333
15.3 Processor Level.....	334

15.4 CPU Level.....	335
15.5 Simple Example of CPU Operation.....	336
15.6 Assembly and Machine Language.....	340
15.7 Big-Endian/Little-Endian.....	347
15.8 Pipelined Architectures.....	348
15.9 Passing Data To and From Peripherals.....	352
15.9.1 Memory-Mapped I/O.....	353
15.9.2 Polling.....	355
15.9.3 Interrupts.....	356
15.9.4 Direct Memory Access.....	357
15.9.5 I/O Channels and Processors.....	358
15.10 What's Next?.....	359
Problems.....	359
Chapter Sixteen: Intel 80x86 Base Architecture.....	361
16.1 Why Study the 80x86?.....	361
16.2 Execution Unit.....	362
16.2.1 General Purpose Registers.....	363
16.2.2 Address Registers.....	364
16.2.3 Flags.....	365
16.2.4 Internal Buses.....	367
16.3 Bus Interface Unit.....	367
16.3.1 Segment Addressing.....	368
16.3.2 Instruction Queue.....	372
16.4 Memory versus I/O Ports.....	373
16.5 What's Next?.....	374
Problems.....	375
Chapter Seventeen: Intel 80x86 Assembly Language.....	377
17.1 Assemblers versus Compilers.....	377
17.2 Components of a Line of Assembly Language.....	378
17.3 Assembly Language Directives.....	380
17.3.1 SEGMENT Directive.....	380
17.3.2 .MODEL, .STACK, .DATA, and .CODE Directives.....	382
17.3.3 PROC Directive.....	383
17.3.4 END Directive.....	384
17.3.5 Data Definition Directives.....	384
17.3.6 EQU Directive.....	385
17.4 80x86 Opcodes.....	387
17.4.1 Data Transfer.....	387

17.4.2 Data Manipulation.....	388
17.4.3 Program Control.....	389
17.4.4 Special Operations	392
17.5 Addressing Modes.....	393
17.5.1 Register Addressing	393
17.5.2 Immediate Addressing.....	394
17.5.3 Pointer Addressing	394
17.6 Sample 80x86 Assembly Language Programs.....	395
17.7 Additional 80x86 Programming Resources	399
17.8 What's Next?	400
Problems.....	400
Index.....	403

TABLE OF FIGURES

1-1	Sample Digital System.....	3
1-2	An Analog Signal – continuous with infinite resolution.....	4
1-3	Sample of Discrete Measurements Taken Every 0.1 Sec.....	4
1-4	Samples Taken of an Analog Signal	5
1-5	Slow Sampling Rate Missed an Anomaly.....	5
1-6	Poor Resolution Resulting in an Inaccurate Measurement	6
1-7	Block Diagram of a System to Capture Analog Data	6
1-8	Representation of a Single Binary Signal	8
1-9	Representation of Multiple Digital Signals.....	9
1-10	Alternate Representation of Multiple Digital Signals.....	9
1-11	Digital Transition Definitions	10
1-12	Pulse Waveforms	11
1-13	Non-Periodic Pulse Train.....	11
1-14	Periodic Pulse Train	12
1-15	Periodic Pulse Train with Different Pulse Widths	12
1-16	Periodic Pulse Train With 25% Duty Cycle	14
2-1	Counting in Decimal	19
2-2	Counting in Binary	20
2-3	Binary-Decimal Equivalents from 0 to 17	21
2-4	Values Represented By Each of the First 8 Bit Positions	23
2-5	Sample Conversion of 10110100 ₂ to Decimal	23
2-6	Decimal to Unsigned Binary Conversion Flow Chart	26

2-7	Sample Analog Signal of Sound	28
2-8	Effects of Number of Bits on Roundoff Error	34
2-9	Aliasing Effects Due to Slow Sampling Rate	35
3-1	The Four Possible Results of Adding Two Bits.....	42
3-2	The Four Possible Results of Adding Three Bits.....	42
3-3	Two's Complement Short-Cut.....	47
3-4	Converting a Two's Complement Number to a Decimal	51
3-5	IEEE Standard 754 Floating-Point Formats.....	57
3-6	Duplicate MSB for Right Shift of 2's Complement Values	64
4-1	Basic Format of a Logic Gate	69
4-2	Basic Logic Symbols	70
4-3	Operation of the NOT Gate.....	70
4-4	Operation of a Two-Input AND Gate	71
4-5	Operation of a Two-Input OR Gate	72
4-6	Operation of a Two-Input XOR Gate	73
4-7	Sample Three-Input Truth Table.....	74
4-8	Listing All Bit Patterns for a Four-Input Truth Table.....	75
4-9	Inverter Truth Table	75
4-10	Two-Input AND Gate Truth Table	76
4-11	Two-Input OR Gate Truth Table	76
4-12	Two-Input XOR Gate Truth Table.....	76
4-13	Three-Input AND Gate Truth Table With Don't Cares	77
4-14	Sample Timing Diagram for a Three-Input AND Gate	78
4-15	Sample Timing Diagram for a Three-Input OR Gate	78
4-16	Sample Timing Diagram for a Three-Input XOR Gate	78
4-17	Sample Combinational Logic.....	79
4-18	Combinational Logic for a Simple Security System.....	79
4-19	Truth Table for Simple Security System of Figure 4-18	80
4-20	"NOT" Circuits	81
4-21	Schematic "Short-Hand" for Inverted Inputs	81
4-22	Sample of Multi-Level Combinational Logic	82
4-23	Process of Passing Inputs Through Combinational Logic	82
4-24	Steps That Inputs Pass Through in Combinational Logic.....	83
4-25	All Combinations of Ones and Zeros for Three Inputs.....	83
4-26	Step (a) in Sample Truth Table Creation	84
4-27	Step (b) in Sample Truth Table Creation	84
4-28	Step (c) in Sample Truth Table Creation	85
4-29	Step (d) in Sample Truth Table Creation	85

5-1	Schematic and Truth Table of Combinational Logic	89
5-2	Boolean Expression for the AND Function	90
5-3	Boolean Expression for the OR Function	91
5-4	Boolean Expression for the NOT Function.....	91
5-5	Circuit Representation of the Boolean Expression $1+0+1$	91
5-6	Sample of Multi-Level Combinational Logic	92
5-7	Creating Boolean Expression from Combinational Logic	93
5-8	Examples of the Precedence of the NOT Function.....	93
5-9	Example of a Conversion from a Boolean Expression	94
5-10	Commutative Law for Two Variables OR'ed Together	95
5-11	Schematic Form of NOT Rule	96
5-12	Rules of Boolean Algebra	101
5-13	Application of DeMorgan's Theorem.....	105
5-14	Schematic Application of DeMorgan's Theorem.....	106
6-1	Sample Sum-of-Products Binary Circuit	110
6-2	Samples of Single Product (AND) Truth Tables	111
6-3	Sample of a Sum-of-Products Truth Table	111
6-4	Conversion of an SOP Expression to a Truth Table	112
6-5	Sample Product-of-Sums Binary Circuit	115
6-6	Samples of Single Sum (OR) Truth Tables.....	115
6-7	Sample of a Product-of-Sums Truth Table	116
6-8	Sample Sums With Multiple Zero Outputs.....	117
6-9	Conversion of a POS Expression to a Truth Table	118
6-10	Circuit Depiction of DeMorgan's Theorem.....	120
6-11	OR Gate Equals a NAND Gate With Inverted Inputs.....	120
6-12	OR-to-NAND Equivalency Expanded to Four Inputs	120
6-13	Sample SOP Circuit	121
6-14	Sample SOP Circuit with Output OR Gate Replaced	121
6-15	Sample SOP Circuit Implemented With NAND Gates.....	122
7-1	2-by-2 Karnaugh Map Used with Two Inputs	126
7-2	Mapping a 2-Input Truth Table to Its Karnaugh Map.....	126
7-3	Three-Input Karnaugh Map.....	127
7-4	Four-Input Karnaugh Map	127
7-5	Identifying the Products in a Karnaugh Map	130
7-6	Karnaugh Map with Four Adjacent Cells Containing '1'	130
7-7	Sample Rectangle in a Three-Input Karnaugh Map.....	133
7-8	Karnaugh Map with a "Don't Care" Elements	138
7-9	Karnaugh Map with a "Don't Care" Elements Assigned.....	138

8-1	Four Possible Results of Adding Two Bits	141
8-2	Block Diagram of a Half Adder	142
8-3	Four Possible States of a Half Adder	142
8-4	Logic Circuit for a Half Adder.....	143
8-5	Block Diagram of a Multi-bit Adder.....	144
8-6	Block Diagram of a Full Adder.....	144
8-7	Sum and Carryout Karnaugh Maps for a Full Adder.....	146
8-8	Logic Circuit for a Full Adder	147
8-9	Diagram of a Seven-Segment Display	148
8-10	A Seven-Segment Display Displaying a Decimal '1'	148
8-11	A Seven-Segment Display Displaying a Decimal '2'	149
8-12	Block Diagram of a Seven-Segment Display Driver	149
8-13	Segment Patterns for all Hexadecimal Digits	150
8-14	Seven Segment Display Truth Table	151
8-15	Karnaugh Map for Segment 'e'.....	151
8-16	Karnaugh Map for Segment 'e'.....	152
8-17	Logic Circuit for Segment e of 7-Segment Display.....	153
8-18	Labeling Conventions for Active-Low Signals	154
8-19	Sample Circuit for Enabling a Microwave	154
8-20	Sample Circuit for Delivering a Soda.....	155
8-21	Truth Table to Enable a Device for A=1, B=1, & C=0.....	155
8-22	Digital Circuit for a 1-of-4 Decoder	156
8-23	Digital Circuit for an Active-Low 1-of-4 Decoder	157
8-24	Truth Table for an Active-Low 1-of-8 Decoder	157
8-25	Block Diagram of an Eight Channel Multiplexer	158
8-26	Truth Table for an Eight Channel Multiplexer	158
8-27	Logic Circuit for a 1-Line-to-4-Line Demultiplexer.....	160
8-28	Truth Table for a 1-Line-to-4-Line Demultiplexer	161
8-29	Examples of Integrated Circuits.....	161
8-30	Pin-out of a Quad Dual-Input NAND Gate IC (7400).....	162
8-31	Sample Pin 1 Identifications	162
8-32	Generic Protoboard	163
8-33	Generic Protoboard Internal Connections.....	163
8-34	Sample Circuit Wired on a Protoboard.....	164
8-35	Schematic Symbol of a Light-Emitting Diode (LED)	164
8-36	Typical LED Circuit.....	165
8-37	Generic Switch Circuit to an IC's Input	165
9-1	Graphic of a Bitwise Operation Performed on LSB	168
9-2	Bitwise AND of 01101011_2 and 11011010_2	168

9-3	Four Sample Bitwise ANDs.....	170
9-4	Possible Output from a Motion Detector	176
9-5	A Difference in Output Indicates an Error.....	176
9-6	Simple Error Detection with an XOR Gate.....	176
9-7	Sample Block of Data with Accompanying Checksum.....	178
9-8	Small Changes in Data Canceling in Checksum.....	182
9-9	Example of Long Division in Binary	184
9-10	Examples of XOR Subtraction and Addition.....	184
9-11	Valid and Invalid Borrow-less Subtractions	185
9-12	Example of Long Division Using XOR Subtraction.....	185
9-13	Sample Code for Calculating CRC Checksums.....	192
9-14	Venn Diagram Representation of Hamming Code	195
9-15	Example Single-Bit Errors in Venn Diagram	196
9-16	Example of a Two-Bit Error	197
9-17	Using Parity to Check for Double-Bit Errors.....	197
10-1	Symbols for Rising Edge and Falling Edge Transitions	208
10-2	Sample Truth Table Using Undefined Output	209
10-3	Primitive Feedback Circuit using Inverters.....	210
10-4	Primitive Feedback Circuit Redrawn	210
10-5	Operation of a NAND Gate with One Input Tied High.....	210
10-6	Primitive Feedback Circuit Redrawn with NAND Gates	211
10-7	Only Two Possible States of Circuit in 10-6.....	211
10-8	Operation of a Simple Memory Cell.....	212
10-9	Operation of a Simple Memory Cell (continued).....	213
10-10	S-R Latch Capable of Storing a Single Bit	214
10-11	S-R Latch Truth Table	214
10-12	Block Diagram of the D Latch	215
10-13	Edge-Triggered D Latch Truth Tables.....	216
10-14	Transparent D Latch Truth Tables	217
10-15	Divide-By-Two Circuit	217
10-16	Clock and Output Timing in a Divide-By-Two Circuit.....	218
10-17	Cascading Four Divide-By-Two Circuits	218
10-18	Cascading Four Divide-By-Two Circuits	219
10-19	Output of Binary Counter Circuit	219
10-20	Output Port Data Latch Circuitry	220
11-1	Adding Memory to a Digital Logic Circuit.....	223
11-2	States of a Traffic Signal System.....	224
11-3	States of a Light Bulb.....	224

11-4	State Diagram for Light Bulb State Machine.....	224
11-5	Complete State Diagram for Light Bulb State Machine	225
11-6	Block Diagram of an Up-Down Binary Counter	226
11-7	State Diagram for a 3-Bit Up-Down Binary Counter	227
11-8	Sample of a Reset Indication in a State Diagram.....	227
11-9	Block Diagram of a State Machine	229
11-10	Initial State of the Push Button Light Control	232
11-11	Transitions from State 0 of Push Button Circuit.....	232
11-12	B=0 Transition from State 0 of Push Button Circuit	233
11-13	B=1 Transition from State 0 of Push Button Circuit	233
11-14	B=0 Transition from State 1 of Push Button Circuit	233
11-15	B=1 Transition from State 1 of Push Button Circuit	234
11-16	Transitions from State 2 of Push Button Circuit.....	234
11-17	Final State Diagram for Push Button Circuit.....	235
11-18	Block Diagram for Push Button Circuit.....	236
11-19	K-Maps for S1', S0', and L of Push Button Circuit.....	238
11-20	Finished Push Button Circuit	238
11-21	Revised Truth Table and K Map for Push Button Circuit	239
11-22	Identifying the Bit Pattern "101" in a Bit Stream	240
11-23	State Diagram for Identifying the Bit Pattern "101"	241
11-24	Next State and Output Truth Tables for Pattern Detect	242
11-25	K-Maps for S1', S0', and P of Pattern Detect Circuit.....	243
11-26	Final Circuit to Identify the Bit Pattern "101"	243
12-1	Diagram of a Section of Core Memory.....	247
12-2	Basic Organization of a Memory Device.....	249
12-3	Basic Processor to Memory Device Interface.....	252
12-4	Two Memory Devices Sharing a Bus	253
12-5	Three Buffers Trying to Drive the Same Output	254
12-6	Sample Memory Maps	255
12-7	Full Address with Enable Bits and Device Address Bits.....	258
12-8	IPv4 Address Divided into Subnet and Host IDs.....	261
12-9	Sample Chip Select Circuit for a Memory Device	262
12-10	Some Types of Memory Mapped I/O Configurations	267
13-1	Block Diagram of a Standard Memory Hierarchy	273
13-2	Configuration of a Hard Drive Write Head	275
13-3	Sample FM Magnetic Encoding	277
13-4	Sample MFM Magnetic Encoding	278
13-5	RLL Relation between Bit Patterns and Polarity Changes	278

13-6	Sample RLL Magnetic Encoding	279
13-7	Relation between Read/Write Head and Tracks	280
13-8	Organization of Hard Disk Platter.....	281
13-9	Illustration of a Hard Drive Cylinder	282
13-10	Equal Number of Bits per Track versus Equal Sized Bits	283
13-11	Comparison of Sector Organizations	284
13-12	Cache Placement between Main Memory and Processor	287
13-13	L1 and L2 Cache Placement.....	287
13-14	Split Cache Organization	288
13-15	Organization of Cache into Lines	289
13-16	Division of Memory into Blocks.....	290
13-17	Organization of Address Identifying Block and Offset	290
13-18	Direct Mapping of Main Memory to Cache.....	293
13-19	Direct Mapping Partitioning of Memory Address	294
13-20	Fully Associative Partitioning of Memory Address.....	297
13-21	Set Associative Mapping of Main Memory to Cache.....	299
13-22	Effect of Cache Set Size on Address Partitioning.....	300
14-1	Sample Protocol Stack using TCP, IP, and Ethernet	309
14-2	Layout of an IEEE 802.3 Ethernet Frame	310
14-3	Layout of an IP Packet Header.....	313
14-4	Layout of a TCP Packet Header.....	316
14-5	Position and Purpose of TCP Control Flags	317
14-6	Layout of a TCP Pseudo Header	318
14-7	Simulated Raw Data Capture of an Ethernet Frame	319
15-1	Sample Code Using Conditional Statements	330
15-2	Block Diagram of a System Incorporating a Buffer	331
15-3	Generic Block Diagram of a Processor System	334
15-4	Generic Block Diagram of Processor Internals.....	335
15-5	Generic Block Diagram of a Typical CPU.....	336
15-6	Decoded Assembly Language from Table 15-6.....	345
15-7	Non-Pipelined Execution of Five Instructions	350
15-8	Pipelined Execution of Five Instructions	350
15-9	Sample Memory Mapped Device Circuit.....	354
15-10	Basic Operation of an ISR.....	357
16-1	Block Diagram of 80x86 Execution Unit (EU).....	362
16-2	Block Diagram of 80x86 Bus Interface Unit (BIU).....	368
16-3	Segment/Pointer Relation in the 80x86 Memory Map	370

17-1	Format of a Line of Assembly Language Code	379
17-2	Format and Parameters Used to Define a Segment.....	381
17-3	Format of the .MODEL Directive.....	382
17-4	Format and Parameters Used to Define a Procedure	383
17-5	Format and Parameters of Some Define Directives.....	385
17-6	Example Uses of Define Directives	386
17-7	Format and Parameters of the EQU Directive	386
17-8	Sample Code with and without the EQU Directive	386
17-9	Format and Parameters of the MOV Opcode.....	387
17-10	Format and Parameters of the IN and OUT Opcodes	387
17-11	Format and Parameters of the ADD Opcode	388
17-12	Format and Parameters of NEG, NOT, DEC, and INC	388
17-13	Format and Parameters of SAR, SHR, SAL, and SHL.....	389
17-14	Example of a JMP Instruction.....	389
17-15	Example of a LOOP Instruction.....	391
17-16	Sample Organization of a Procedure Call.....	392
17-17	Examples of Register Addressing	394
17-18	Examples of Immediate Addressing	394
17-19	Examples of an Address being used as an Operand.....	395
17-20	Skeleton Code for a Simple Assembly Program.....	395
17-21	Code to Assign Data Segment Address to DS Register.....	396
17-22	Code to Inform O/S that Program is Terminated.....	397
17-23	Skeleton Code with Code Added for O/S Support	397
17-24	Data Defining Directives for Example Code	398
17-25	Step-by-Step Example Operation Converted to Code	398
17-26	Final Code for Example Assembly Language Program.....	399

TABLE OF TABLES

1-1	Unit Prefixes	16
2-1	Table for Converting Binary to Decimal to Hexadecimal	37
2-2	Table For Converting BCD to Decimal	38
3-1	Representation Comparison for 8-bit Binary Numbers	55
3-2	Hexadecimal to Decimal Conversion Table	60
3-3	Multiplying the Binary Value 1001_2 by Powers of Two	63
8-1	Addition Results Based on Inputs of a Full Adder	145
8-2	Sum and Carryout Truth Tables for a Full Adder.....	145

9-1	Truth Table for a Two-Input XOR Gate	174
9-2	Addition and Subtraction Without Carries or Borrows.....	184
9-3	Reconstructing the Dividend Using XORs	186
9-4	Second Example of Reconstructing the Dividend.....	187
9-5	Data Groupings and Parity for the Nibble 1011 ₂	193
9-6	Data Groupings with a Data Bit in Error	194
9-7	Data Groupings with a Parity Bit in Error	194
9-8	Identifying Errors in a Nibble with Three Parity Bits.....	195
9-9	Parity Bits Required for a Specific Number of Data Bits	198
9-10	Membership of Data and Parity Bits in Parity Groups	200
11-1	List of States for Push Button Circuit	236
11-2	Next State Truth Table for Push Button Circuit.....	237
11-3	Output Truth Table for Push Button Circuit	237
11-4	Revised List of States for Push Button Circuit	239
11-5	List of States for Bit Pattern Detection Circuit	242
12-1	The Allowable Settings of Four Chip Selects	253
12-2	Sample Memory Sizes versus Required Address Lines.....	257
15-1	Conditional Jumps to be Placed After a Compare	339
15-2	Conditional Jumps to be Placed After an Operation	340
15-3	Numbered Instructions for Imaginary Processor	342
15-4	Assembly Language for Imaginary Processor	342
15-5	Operand Requirements for Imaginary Processor	343
15-6	A Simple Program Stored at Memory Address 1000 ₁₆	344
15-7	Signal Values for Sample I/O Device	353
15-8	Control Signal Levels for I/O and Memory Transactions.....	355
16-1	Summary of Intel 80x86 Bus Characteristics.....	362
16-2	Summary of the 80x86 Read and Write Control Signals.....	374
17-1	Memory Models Available for use with .MODEL	383
17-2	Summary of 80x86 Conditional Jumps.....	390
17-3	80x86 Instructions for Modifying Flags	392

