Points missed:	Student's Name:	
Total score: /10	00 points	

East Tennessee State University
Department of Computer and Information Sciences
CSCI 2150 (Tarnoff) – Computer Organization
TEST 2 for Spring Semester, 2004

Section 002

Read this before starting!

- The total possible score for this test is 100 points.
- This test is closed book and closed notes.
- All answers must be placed in space provided. Failure to do so may result in loss of points.
- 1 point will be deducted per answer for missing or incorrect units when required. No assumptions will be made for hexadecimal versus decimal, so you should always include the base in your answer.
- If you perform work on the back of a page in this test, indicate that you have done so in case the need arises for partial credit to be determined.
- *Calculators are not allowed.* Use the tables below for any conversions you may need. Leaving numeric equations is fine too.

Binary	Hex	
0000	0	
0001	1	
0010	2	
0011	3	
0100	4	
0101	5	
0110	6	
0111	7	

Binary	Hex
1000	8
1001	9
1010	A
1011	В
1100	C
1101	D
1110	Е
1111	F

	_
Power of 2	Equals
2^{3}	8
2^4	16
2^{5}	32
2^{6}	64
2^{7}	128
28	256
2^{9}	512
2^{10}	1K
$\frac{2}{2^{20}}$	1M
2^{30}	1G

"Fine print"

Academic Misconduct:

Section 5.7 "Academic Misconduct" of the East Tennessee State University Faculty Handbook, June 1, 2001:

"Academic misconduct will be subject to disciplinary action. Any act of dishonesty in academic work constitutes academic misconduct. This includes plagiarism, the changing of falsifying of any academic documents or materials, cheating, and the giving or receiving of unauthorized aid in tests, examinations, or other assigned school work. Penalties for academic misconduct will vary with the seriousness of the offense and may include, but are not limited to: a grade of 'F' on the work in question, a grade of 'F' of the course, reprimand, probation, suspension, and expulsion. For a second academic offense the penalty is permanent expulsion."

1. How many cells does a 3 input variable Karnaugh map have? (2 points)

There must be a cell for each combination of one's and zero's of the input variables, and since 3 input variables have $2^3 = 8$ combinations of one's and zero's, then the K-map must have 8 cells.

2. What is the largest number of input variables a Karnaugh map can handle _____4 _ and still remain 2-dimensional? (2 points)

The answer is 4. Going to 5 variables would force either the columns or the rows to represent 3 variables, which is 8 combinations of 1's and 0's. It is impossible to label 8 rows with three binary variables so that only one binary variable changes between adjacent rows

3. In a 3-variable Karnaugh map, how many input variables, A, B, or C, does a product have if its rectangle of 1's contains 2 cells? Your answer should be 0, 1, 2, or 3. (2 points)

Remember that each time the size of a rectangle is doubled (e.g., 1 cell doubled to 2 cells, 2 cells doubled to 4 cells, and so on) a single input variable drops out. In addition, a rectangle of size 1 uses all of the input variables. Therefore, since a rectangle of 2 cells has doubled exactly once over the size of a single cell rectangle, there is 1 variable that has dropped out. *Therefore, a product from a rectangle of two cells in a 3-variable K-map has 2 variables.* (You could also show this by creating an example.)

4. Create a Karnaugh map from the truth table below. Do not worry about making the rectangles. (5 points)

A	В	C	X
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0


$\setminus c$					
AB	0	1			
00	0	1			
01	1	0			
11	1	0			
10	0	1			

5. In the Karnaugh map to the right, draw the best pattern of rectangles you can. *Do not derive the SOP expression.* (4 points)

Note that if you didn't include the lower two cells with X's in the right rectangle, your rectangle would have been too small and would have created a product with more variables. If you added a rectangle to include the other two X's, then you added a product, and therefore made a more complex SOP expression.

$\setminus C$	D				
AB	00	01	11	10	
00	1	1	0	1	
01	0	0	0	1	
11	0	0	X	X	
10	0	0	X	X	

6. Derive the minimum SOP expression from the Karnaugh map below. (6 points)



Note that the red rectangle is a duplicate of the others and should be removed.

Rectangle 1				
	A	В	C	D
	0	0	0	0
	0	1	0	0
	0	0	0	1
	0	1	0	1
and D drop out				
1	1 A	and	C a	re

B and D drop ou and A and C are inverted.

_		_
A	•	C

Rectangle 2					
	A	В	C	D	
	1	0	1	1	
	1	0	1	0	
D drops out, A and C					
are not inverted, but					
B is.					


Rectangle 3					
	Α	В	C	D	
	1	1	0	1	
	1	1	1	1	
	1	0	0	1	
	1	0	1	1	
B and C drop out					
and A and D are not					
inverted.					


 $A \cdot D$


The final answer is:


$$\overline{A \cdot C} + A \cdot D + A \cdot \overline{B} \cdot C$$

7. Place a circle around the circuit below that can be used to divide the *frequency* of the input F by 2. (3 points)











8. Fill out the truth table to the right for all possible combinations of inputs for the circuit below. (5 points)




S	R	Q	Q
0	0	Ille	gal
0	1	1	0
1	0	0	1
1	1	Q_{o}	$\overline{\mathbf{Q}_{\mathrm{o}}}$

9. In the space to the right, draw the *decoding logic circuit* with an *active-low output* for the inputs A = 1, B = 1, C = 0, and D = 0. (5 points)




10. Show the D flip-flop output waveform Q based on the inputs D and CLK indicated in the figure below. Assume the flip-flop captures on the rising edge. (6 points)



It's important to note that ^R going low before the first clock pulse forces Q to 0.

- 11. How many latches or flip-flops are needed to realize a state machine with 16 states? (3 points) Sixteen states would be numbered 0, 1, 2, 3, ..., 14, and 15. Since 15₁₀ equals 1111₂, then four bits are needed to represent each state of the state machine. Therefore, *4 latches would be required*.
- 12. Create the next state truth table and the output truth table for the state diagram below. Use the variable names S_1 and S_0 to represent the most significant and least significant bits respectively of the binary number identifying the state. (8 points)

K=0



S_1	S_0	P	S_1 '	S_0 '						
0	0	0	0	1						
0	0	1	0	0						
0	1	0	0	1						
0	1	1	1	0						
1	0	0	0	0						
1	0	1	0	1						
1	1	0	X	X						
1	1	1	X	X						


Next State T.T.

	•	
S_1	S_0	X
0	0	0
0	1	1
1	0	1
1	1	X


Output T.T.


13. Identify the error in the state diagram shown to the right. (3 points)

There is no way to get to state three, not even with a reset. Therefore, it must be removed from the diagram.




14. The three Boolean expressions below represent the *next state bits* (S_0' and S_1') and the *output bit* X based on the *current state* (S_0 and S_1) and the *input A*. Draw the logic circuit for the state machine including the flip-flops and output circuitry. Be sure to label flip-flop inputs and other signals.





15. Draw a line between the memory type on the left and its most appropriate characteristic on the right. (10 points)



Note that the points taken off correspond to the following: 2 wrong: -1; 3 wrong: -3; 4 wrong: -5; 5 wrong: -7; 6 wrong: -9; and 7 wrong: -10.

16. How many D latches or flip-flops are contained in a RAM memory that has 20 address lines and 8 data lines? (Don't do the calculation; only write the equation with the correct values.) (3 points)

$$2^{20} * 8 = 8K$$

17. Which of the following settings of the memory bus signals \overline{R} and \overline{W} occurs when the processor is storing data to memory? (2 points)


a.)
$$\overline{R} = 0$$
, $\overline{W} = 0$

b.)
$$\overline{R} = 0, \overline{W} = 1$$

$$(c.)$$
 $\overline{R} = 1$, $\overline{W} = 0$

a.)
$$\overline{R} = 0$$
, $\overline{W} = 0$ b.) $\overline{R} = 0$, $\overline{W} = 1$ (c.) $\overline{R} = 1$, $\overline{W} = 0$ d.) $\overline{R} = 1$, $\overline{W} = 1$ e.) None

18. What are the high and low addresses (in hexadecimal) of the memory range defined with the chip select shown to the right? (6 points)



The chip select is active when $A_{19} = 1$, $A_{18} = 0$, $A_{17} = 1$, and $A_{16} = 0$. The low address occurs when A_0 through A_{15} are all equal to 0 and the high address occurs when A_0 through A_{15} are all equal to 1.

Low address: _____A0000₁₆ High address: ____AFFFF₁₆

19. For the chip select in problem 18, how big is the memory chip that uses this chip select? (3 points)

Sixteen address lines (A₀ through A₁₅) go to the memory chip. Therefore, the memory chip has $2^{16} = 2^6 * 2^{10} = 64K$ memory locations.

20. What is the largest memory that can have a starting (lowest) address of 2D000₁₆? (3 points)

Remember that the lowest address must have all zeros going to the address lines of the memory chip. Therefore, if we can determine the number of consecutive bits equal to zero starting with the least significant, A_0 , and going left, then we know how many address lines can be used for the memory chip. Begin by converting $2D000_{16}$ to binary.

There are twelve zeros before you get to the first 1 in the binary value of $2D000_{16}$. Therefore, twelve address lines can go to the memory chip. This makes the answer $2^{12} = 2^2 * 2^{10} = 4K$.

21. True or false: A 16K memory and a 4 Meg memory can be connected at the same time to the same address bus of a processor with a memory space of 16 Meg. (2 points)

TRUE: Different size memories can be connected to a single processor as long as a unique range of memory addresses can be found for each.

22. True or false: The address range $C000_{16}$ to DFFF₁₆ is a valid range for a single memory. (2 points) Begin by converting the low and the high addresses to binary.

	A ₁₅	A ₁₄	A ₁₃	A_{12}	A ₁₁	A_{10}	A ₉	A_8	A ₇	A_6	A_5	A_4	A_3	A_2	\mathbf{A}_1	A_0
Low address =																
High address =	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1

Note that a vertical division can be made between the binary values that remain constant (A_{13} through A_{15}) and the values that change from all zeros to all ones (A_0 through A_{12}). Therefore, this is a valid memory space for a single memory and the answer is **TRUE**.

23. Using logic gates, design an active low chip select for a RAM placed in a 1 Meg memory space with a low address of 18000₁₆ and a high address of 1BFFF₁₆. *Label all address lines used for chip select.* (7 points)

Begin by converting 18000_{16} and $1BFFF_{16}$ to binary. Remember that a processor with a 1 Meg memory space requires 20 address lines (1 Meg = 2^{20}), so be sure to convert to binary values with 20 digits.

$$18000_{16} = 0001 \ 1000 \ 0000 \ 0000 \ 0000_{2}$$

 $1BFFF_{16} = 0001 \ 1011 \ 1111 \ 1111 \ 1111_{2}$

$$A_{19} \ A_{18} \ A_{17} \ A_{16} \ A_{15} \ A_{14} \ A_{13} \ A_{12} \ A_{11} \ \dots \ A_{5} \ A_{4} \ A_{3} \ A_{2} \ A_{1} \ A_{0}$$
 Low address = 0 0 0 1 1 0 0 0 0 ... 0 0 0 0 0 0 0 0 High address = 0 0 1 1 1 0 1 1 1 ... 1 1 1 1 1 1

Note that the dividing line between the bits that remain constant and the bits that change from all ones to all zeros is between address lines A_{13} and A_{14} . Therefore, A_{14} through A_{19} will be the inputs to the chip select circuitry.

The chip select is always made from a NAND gate with the inputs that are meant to be zeros going through inverters. The result is shown in the answer below.

