The path from top-level mask layout to final fabrication
usually requires multiple iterations to satisfy the overall
chip performance requirements (via top level verification),
the production of a chip prototype, and extensive testing
to identify and correct (debugging) possible design flaws.
![[VLSI Design
Flow]](../toc.gif)
Back to the main design flow diagram
