

Points missed: _____ Student's Name: _____

Total score: _____ /100 points

East Tennessee State University
Department of Computer and Information Sciences
CSCI 4717 – Computer Architecture
TEST 1 for Fall Semester, 2005
Section 201

Read this before starting!

- The total possible score for this test is 100 points.
- This test is closed book and closed notes
- You may use one sheet of scrap paper that you will turn in with your test.
- **When possible, indicate final answers by drawing a box around them. This is to aid the grader (who might not be me!) Failure to do so might result in no credit for answer.**

Example:

32F1₁₆

- If you perform work on the back of a page in this test, indicate that you have done so in case the need arises for partial credit to be determined.

Binary	Hex
0000	0
0001	1
0010	2
0011	3
0100	4
0101	5
0110	6
0111	7

Binary	Hex
1000	8
1001	9
1010	A
1011	B
1100	C
1101	D
1110	E
1111	F

Power of 2	Equals
2^4	16
2^5	32
2^6	64
2^7	128
2^8	256
2^9	512
2^{10}	1K
2^{20}	1M
2^{30}	1G

“Fine print”

Academic Misconduct:

Section 5.7 "Academic Misconduct" of the East Tennessee State University Faculty Handbook, June 1, 2001:


"Academic misconduct will be subject to disciplinary action. Any act of dishonesty in academic work constitutes academic misconduct. This includes plagiarizing, the changing or falsifying of any academic documents or materials, cheating, and the giving or receiving of unauthorized aid in tests, examinations, or other assigned school work. Penalties for academic misconduct will vary with the seriousness of the offense and may include, but are not limited to: a grade of 'F' on the work in question, a grade of 'F' of the course, reprimand, probation, suspension, and expulsion. For a second academic offense the penalty is permanent expulsion."

1. For each of the following traits of system component design, indicate which implementation method is the best, hardware (HW), software (SW), or firmware (FW), and which is the worst.

Best	Worst	Characteristic	
_____	_____	Easy to upgrade	(2 points)
_____	_____	Least likely to have a bug	(2 points)
_____	_____	Easiest to manufacture	(2 points)
_____	_____	Designing a high-speed system	(2 points)

2. Assume that you are part of a design group designing the next Palm Pilot **hardware**.
- a.) Identify **specific** reasons why you might want to use a **top-down** design process. (2 points)
- b.) Identify **specific** reasons why you might want to use a **bottom-up** design process. (2 points)
3. Assume that you are part of a design group designing the next Palm Pilot **software**.
- a.) Identify **specific** reasons why you might want to use a **top-down** design process. (2 points)
- b.) Identify **specific** reasons why you might want to use a **bottom-up** design process. (2 points)
4. From the programmer's point of view, discuss one of the two effects of separating a processor's I/O space from its memory space. (3 points)
5. What performance measurement would you suggest using to evaluate file servers? (3 points)
6. What performance measurement would you suggest using to evaluate systems used to forecast weather? (3 points)

For problems 7 through 10, identify which of the following system functional diagrams, a, b, c, or d, best describes the operation of the example system or application. (2 points each)



7. A network router: _____
8. An MP3 player which must decompress data before playing it: _____
9. A database being accessed through a web server: _____
10. Number crunching of huge matrices such as is done with weather predication: _____
11. Name three of the five effects discussed in class that Moore's law has had on the contemporary application of computers. (5 points)

12. Circle **all** of the following components that have **not kept pace** with improvements in processor performance. (3 points)

- a.) Memory speed b.) Memory capacity c.) Bus rates d.) I/O transfer rates

13. Circle **all** of the following traits that are identified as key concepts of the von Neumann architecture. (3 points)

- a.) A memory hierarchy to improve perceived performance
- b.) Sequential execution of code except in the case of "jumps"
- c.) Memory divided into blocks as a way to group related data or instructions
- d.) Data and instructions in a single read-write memory
- e.) Addressable memory contents without consideration to type of content
- f.) Memory mapped I/O, i.e., I/O devices use memory addresses for communication

14. In the space below, sketch the basic von Neumann architecture. Be sure to label each component and include each of the interconnections. (4 points)

The table below represents a small section of a cache that uses direct mapping. Refer to it to answer questions 24 and 25. Assume the processor's memory bus uses 24 bits for an address.

Tag (binary)	Line number (binary)	Word within block				
		00	01	10	11	
1001110110	010111001001	08 ₁₆	19 ₁₆	2A ₁₆	3B ₁₆	Row a
1101100110	010111001010	4C ₁₆	5D ₁₆	6E ₁₆	7F ₁₆	Row b
1011010101	010111001011	50 ₁₆	61 ₁₆	72 ₁₆	83 ₁₆	Row c
0100101111	010111001100	94 ₁₆	A5 ₁₆	B6 ₁₆	C7 ₁₆	Row d
1110011100	010111001101	D7 ₁₆	E9 ₁₆	FA ₁₆	0B ₁₆	Row e
0110011110	010111001110	1C ₁₆	2D ₁₆	3E ₁₆	4F ₁₆	Row f
		Col 0	Col 1	Col 2	Col 3	

24. A block containing the address $27172B_{16} = 001001110001011100101011_2$ is not contained in the cache. When loaded, which row (a-f) and column (0-3) will its value be stored in? (3 points)

25. What is the size of the cache in words (bytes)? (2 points)

26. Assume a **2-way set-associative cache** is being used in a system with a 24-bit address using an 8-word block size. How many sets are there if the cache has 1024 lines, i.e., 8K words? (2 points)

27. Repeat the previous problem for a **4-way set-associative** cache. (2 points)

28. Assume a **2-way set-associative cache** with 1024 lines is being used in a system with a 24-bit address using an 8-word block size. If a block containing the address $7BE453_{16}$ is stored in the cache, what would the tag be? (2 points)

29. Repeat the previous problem for a **4-way set-associative** cache. (2 points)

30. List one of the three implementations discussed in class for avoiding problems with writing to the cache when multiple cache-equipped CPUs share memory. Note that this is different than the two write **policies** we discussed. (2 points)

31. Assume a cache uses a *write through* policy to update memory when a data element in the cache is altered. This cache updates memory: (2 points)
- a.) immediately after the data element has been written to.
 - b.) just before the block in the cache is to be overwritten.
32. The problem with a cache that uses a *write through* policy is that: (circle one) (2 points)
- a.) it runs the risk of leaving main memory invalid for a long period of time.
 - b.) it cannot be used with multiple CPUs even if the CPUs are watching main memory for an update.
 - c.) it slows down the write process.
 - d.) it requires additional overhead in the cache to keep track of which blocks have been modified.
 - e.) none of the above
33. Every time an address line is added to a DRAM, the *number of addressable locations* in that DRAM is multiplied by a factor of _____. (2 points)
- a.) 1.5
 - b.) 2
 - c.) 4
 - d.) 8
 - e.) none of the above
34. There are two causes for a DRAM cell to require refreshing. List *both* of them. (3 points)
35. True or false: The processor may still read from the DRAM while the DRAM is being refreshed. (2 points)
36. A CDRAM uses a _____ on the memory stick to enhance performance. (2 points)
(fill in blank)
37. Circle *all* of the following statements that are true regarding SDRAM. (3 points)
- a.) Access is synchronized with an external clock.
 - b.) The CPU is aided by the fact that it knows exactly when a data item will be available.
 - c.) The data element is available at the clock pulse immediately after the address is presented to SDRAM.
 - d.) Burst mode allows for streams of sequentially addressed words to be available without delays between them.
 - e.) Some forms of SDRAM allow for data elements to be sent on *both* the leading and trailing edges of a single clock pulse.
 - f.) The primary reason for the improved operation of SDRAM is its rigorously defined bus structure.