





Mirror Adder Considerations


- •Feed the Carry-In to the inner inputs so the internal capacitance is already discharged
- Make all transistors whose gates are connected to Cin and carry logic minimum size – minimizes branching effort on critical path (carry out)
- •Determine gate widths by Logical Effort reduce effort from C to CoutB at the expense of Sum
- •Use relatively large transistors on critical path so that stray wiring cap is a small fraction of overall cap



























































Carry Lookahead • A carry out C_i is generated from bit position i, when both A_i and B_i are '1' i.e. G_i = A_iB_i • A carry in is propagated to the carry out at bit position i when either A_i or B_i is '1' (if both are '1' G_i will cover) e.g. P_i = A_i⊕ B_i • Thus the carryout, C_i = G_i + P_iC_{i-1} • Key is that the carry depends ONLY on A and B, not the carry-in • Catch is that the gates have large fan-in

