































Euler Paths

- A graphical method for planning complex gate layout
 - Take the transistor netlist and draw it as a graph
 - Note that the pull-up and pull-down trees can be duals of each other

- Find a path that traverses the graph with the same variable ordering for pull-up and pulldown graphs
- > This guides you to a line of diffusion layout





	Examples 🛛
	 Switch to chalkboard for examples Also chalkboard examples of latches and feedback



















































































