ch11.8
Chapter 11
VLSI FOR TELECOMMUNICATION SYSTEMS
![](../left.gif)
![](../toc.gif)
![](../right.gif)
11.8. Conclusiones
Through these two case studies within the ATM domain, we have shown the main common characteristics to telecommunication ASIC design. Briefly speaking, these features are the following:
- Different clock domains can coexist and, therefore, techniques to reduce the probability of having a metaestable behavior have to be applied in the design.
- High throughput networks imply dealing with high frequency clock designs (hundreds of megahertzs).
- FIFO Memories are usually needed to either separate different clock domains or store information before accessing a common resource.
- Designs are mainly dominated by the presence of registers.
![](../toc.gif)
![](../top.gif)
![](../left.gif)
![](../right.gif)
This chapter edited by E. Juarez, L. Cominelli and D. Mlynek
a joint production of
![](../c3i.gif)
![](../adlogo.gif)
EJM 17/2/1999